



1/14




















FIG. 4a







FIG. 4b










Fig. 6a




Fig. 6b




Fig. 6c




Fig. 6d

	ROW	COLUMN	BIT POSITION	E۷	RGT1	RGTX	CGT1	ССТХ	Ä	ي ا		ROW	COLUMN
0	Row Addr A	Col Addr A	(A) I/O error Positions	1	1	0	1	0			-	Row Addr D	Col Addr C
:	Row Addr B	Col Addr B	(B) I/O error Positions	1	1	0	1	0			-	Row Addr C	Col Addr D
•				0							←		
N				0							-		
			BAD LIST							-			ASSOCIAT

BAD LIST

ASSOCIATED BAD LIST (ABL)

BIT POSITION

(C) I/O error Positions (D) I/O error Positions EV2 RF2 CF2

0

Row Addr B = Row Addr D Col Addr B = Col Addr C

Fig. 6e

Fig. 6f






FIG. 7





12/14





FIG. 8f





14/14

